


# Multifunctional anti-ambipolar electronics enabled by mixed-dimensional 1D GaAsSb/2D MoS<sub>2</sub> heterotransistors

## Graphical abstract



## Authors

Wei Wang, You Meng, Weijun Wang, ..., Di Yin, Yuxuan Zhang, Johnny C. Ho

## Correspondence

johnnyho@cityu.edu.hk

## In brief

The mixed-dimensional anti-ambipolar transistor can be realized based on the 1D GaAsSb/2D MoS<sub>2</sub> van der Waals heterojunction, enabling the implementation of multifunctional logic circuits and thus simplifying the integrated circuit design. The reduced active area of the heterostructures can effectively restrain the limited frequency characteristics. Integrated with a p-GaAsSb FET or an n-MoS<sub>2</sub> FET, the anti-ambipolar transistor can function well as a ternary logic inverter and a frequency multiplier, respectively.

## Highlights

- Designed the multifunctional 1D/2D anti-ambipolar heterotransistors
- Realized highly confined 1D active region of heterojunctions
- Accounted for the mechanism of anti-ambipolarity with a high peak-to-valley ratio
- Demonstrated the multivalued logic circuit and frequency multiplier synchronously



## Explore

Early prototypes with exciting performance and new methodology

Wang et al., 2023, Device 1, 100184  
December 22, 2023 © 2023 Elsevier Inc.  
<https://doi.org/10.1016/j.device.2023.100184>

Article

# Multifunctional anti-ambipolar electronics enabled by mixed-dimensional 1D GaAsSb/2D MoS<sub>2</sub> heterotransistors

Wei Wang,<sup>1</sup> You Meng,<sup>1</sup> Weijun Wang,<sup>1</sup> Pengshan Xie,<sup>1</sup> Quan Quan,<sup>1</sup> Bowen Li,<sup>1</sup> Zhengxun Lai,<sup>1</sup> SenPo Yip,<sup>2</sup> Dengji Li,<sup>1</sup> Dong Chen,<sup>1</sup> Yezhan Li,<sup>1</sup> Di Yin,<sup>1</sup> Yuxuan Zhang,<sup>1</sup> and Johnny C. Ho<sup>1,2,3,4,5,\*</sup>

<sup>1</sup>Department of Materials Science and Engineering, City University of Hong Kong, Kowloon 999077, Hong Kong SAR, China

<sup>2</sup>Institute for Materials Chemistry and Engineering, Kyushu University, Fukuoka 816-8580, Japan

<sup>3</sup>State Key Laboratory of Terahertz and Millimeter Waves, City University of Hong Kong, Kowloon 999077, Hong Kong SAR, China

<sup>4</sup>Hong Kong Institute for Advanced Study, City University of Hong Kong, Kowloon 999077, Hong Kong SAR, China

<sup>5</sup>Lead contact

\*Correspondence: [johnnyho@cityu.edu.hk](mailto:johnnyho@cityu.edu.hk)

<https://doi.org/10.1016/j.device.2023.100184>

**THE BIGGER PICTURE** The geometric scaling of transistors has gradually hit a plateau in recent years, along with the stubbornly high fabrication cost. Besides, the long-standing issues of increasing leakage current and wiring density accompanied by the device miniaturization have an adverse impact on power consumption. Aided by the introduction of anti-ambipolar transistors, the versatility in multivalued logic and analog circuits can be implemented, projecting a massive revolution in chip circuit design with higher information processing capacity and reduced power consumption. While recent studies have shown the capability of realizing ternary logic inverters based on anti-ambipolar transistors, the frequency characteristic and energy efficiency are rarely explored, restricting their practical applications in logic circuits and optoelectronics. In this work, we design and demonstrate an anti-ambipolar device with active region down-scaling, thus realizing high-performance logic and analog circuits.

## SUMMARY

The incapability of effective multifunctional logic operations for most reported heterostructure electronic devices has impeded further simplification of the prevailing complex integrated circuit design. Here, an anti-ambipolar transistor is successfully demonstrated based on a mixed-dimensional GaAsSb nanowire/MoS<sub>2</sub> nanoflake heterojunction. Due to the strong interfacial coupling and band-structure alignment properties, the prominent anti-ambipolar transfer characteristics with the flipping of transconductance are readily achieved, showing a high peak-to-valley ratio of over 10<sup>3</sup> on either side of the peak current. The anti-ambipolar transistor is then leveraged to perform the multivalued inverter with low supply voltage. Furthermore, the frequency doubling circuits are explored by exploiting the flipping of transconductance of the heterotransistor. The output voltage of the frequency multiplier oscillates at a 2-fold frequency in response to the input analog circuit signal. The mixed-dimensional anti-ambipolar transistors developed in this study are a step toward next-generation multifunctional integrated circuits and telecommunication technologies.

## INTRODUCTION

Device downscaling has driven integrated circuit technology advancements in the semiconductor industry over the last decades.<sup>1</sup> However, complementary metal-oxide-semiconductor (CMOS) scaling has started reaching its physical and economic limits at the sub-10-nm technology node, which brings an enormous challenge to fabricating the nanoscale devices in a controllable and cost-effective manner.<sup>2–4</sup> Further scaling of transistor size would increase leakage current and, hence, excessive

power dissipation.<sup>5</sup> To tackle this issue, various technological innovations have proceeded toward developing energy-efficient device architectures with area reduction. In order to enhance the electrostatic gate control on the channel and thus diminish the punch-through effect, different device architectures, including silicon-on-insulator structures,<sup>6,7</sup> fin field-effect transistors (FinFETs),<sup>8,9</sup> and gate-all-around devices,<sup>10,11</sup> have been proposed. Nevertheless, more than 90% of the total power consumption for highly scaled chips can be attributed to the enormous wiring network used for clock distribution. Thus, the

progressive improvement in device architecture alone would not be appropriate due to the significant rise in power consumption.<sup>12</sup> This calls for an alternative technology to settle the encountered bottleneck problem circuitously. Given this setting, the advent of multivalued logic (MVL) is considered a promising way to overcome the increasing power consumption.<sup>13–15</sup> Due to the characteristics of multivalued logic states, MVL can enable higher information density than the conventional binary Boolean logic. Then the logic functions can be performed with fewer logic gates and interconnect, simplifying the sophisticated wiring network and reducing the chip power consumption and RC delays.<sup>16–18</sup> For example, the transition from binary to ternary logic is estimated to dramatically reduce the system complexity by up to 63% of the original level.<sup>19</sup> In this regard, MVL possesses application prospects in the augmentation of binary systems, arithmetic, memory, and signaling.<sup>20</sup>

To date, significant efforts have been devoted to constructing various MVL gates by devising compact unit devices suitable for MVL systems. This way, the emergence of the unit device with multiple threshold voltages has been demonstrated as an effective strategy for high-density information processing without increasing the circuit complexity.<sup>21–23</sup> Thereinto, the most typical device architectures include anti-ambipolar transistors (AATs),<sup>24,25</sup> zero differential transconductance devices,<sup>26,27</sup> and negative differential resistance devices.<sup>28,29</sup> It is worth mentioning that the anti-ambipolarity of AAT is quite advantageous to the development of multifunctional devices in optoelectronics, MVL circuits, and telecommunication technologies due to the feature of transconductance flipping, which makes it become the most widely explored class of MVL devices.<sup>30,31</sup> For instance, the tunable ternary inverter via the integration of BP/MoS<sub>2</sub> van der Waals (vdW) AAT and 0*p*-type FET was successfully achieved with distinct multi-logic states.<sup>14</sup> In addition, the binary frequency shift keying was implemented by exploiting the anti-ambipolar single-walled carbon nanotube (SWCNT)/amorphous indium gallium zinc oxide ( $\alpha$ -IGZO) heterostructure devices as well.<sup>32</sup> However, almost all the AAT-based devices are configured either by 2D vdW materials or organics. The instability of organics and large  $V_{DD}$  values of over 10 V restrict the deployment of these organic MVL devices for large-scale semiconductor device integration.<sup>33</sup> Moreover, the frequency characteristic of these MVL devices and the function of frequency doubling are less tested and reported due to the relatively large active region. The high operating frequency of MVL and frequency doubling circuits demands the shrinking of the device dimensionality, for downscaling the active region can reduce the junction capacitance and thus render the devices intrinsically faster and energy efficient.<sup>32,34</sup> As a result, the mixed-dimensional heterostructures consisting of 1D nanowires (NWs) and 2D vdW semiconductor materials could refrain from the drawbacks of limited frequency characteristic and high energy consumption, thus realizing the high-performance versatile MVL circuits. On the one hand, the reduced dimensionality of nanowires can efficaciously scale down the active region of the heterostructures. On the other hand, the nature of dangling-bond-free surface of 2D materials can give rise to the strong vdW coupling effect in such mixed-dimensional heterostructures, leading to the efficient charge transport at the heterointerface. Therefore,

the synergistic effect in the mixed-dimensional heterostructures would bring great scientific significance in constructing AATs with versatile logic circuit functionalities.


Herein, we developed an AAT device based on 1D *p*-type GaAsSb/2D *n*-type MoS<sub>2</sub> heterojunctions, whereby the multifunctionality of MVL and frequency doubling was demonstrated synchronously for the first time in this research. Through stoichiometric variation, the multi-element feature of ternary GaAsSb allows the modulation of electronic properties and band alignment with MoS<sub>2</sub> nanoflake. Owing to the strongly coupled heterointerface and high intrinsic carrier mobility of both constituents, the developed mixed-dimensional heterojunctions present pronounced anti-ambipolarity and gate-tunable rectifying behavior. More importantly, by engineering the partition load, a multivalued inverter exhibiting three true logic states was achieved based on the GaAsSb/MoS<sub>2</sub> AAT device. Besides, anti-ambipolarity also facilitates the realization of analog signal processing, like frequency multipliers. In light of this, the frequency doubling performance was evaluated using the GaAsSb/MoS<sub>2</sub> AAT unit device. As a result, the frequency of output voltage on the loading resistance doubled relative to the input signal. These high-performance devices herald the technological potential of the mixed-dimensional GaAsSb/MoS<sub>2</sub> anti-ambipolar heterojunction for future versatile electronics.

## RESULTS

### Comparison of GaAsSb/MoS<sub>2</sub> in-series FET and AAT

In order to achieve the desired GaAsSb/MoS<sub>2</sub> anti-ambipolar heterotransistors, the GaAsSb NWs require to be synthesized with high crystallinity and respectable electrical properties. As demonstrated in [Figure S1](#) and [Note S1](#), high-quality GaAsSb NWs were fabricated through the recently developed thiourea-assisted solid-source chemical vapor deposition (SS-CVD) technique, as reported elsewhere.<sup>35</sup> Excellent electrical properties are also confirmed by evaluating the device performance of NW FET, binary CMOS inverter, and PMOS resistor inverter on GaAsSb NW ([Figures S2–S7](#) and [Notes S2–S7](#)). The well-functioned inverters presented here manifest the great potency of the GaAsSb NWs for high-performance AAT devices and logic circuits.

To achieve the reliable anti-ambipolarity for subsequent applications in logic circuits, two different types of device configurations based on GaAsSb NW and MoS<sub>2</sub> nanoflake were assembled and compared. Minimal power consumption could be accomplished by reducing the supply voltage  $V_{DD}$ . For instance, the supply voltage of state-of-the-art carbon nanotube 5-nm node FET is around 0.4 V.<sup>36</sup> Hence, the  $V_{DD}$  values are set to be lower than 1.0 V to reduce the total device power consumption for comparison. The schematic of the in-series FETs and the corresponding equivalent circuit diagram are shown in [Figures 1A](#) and [1B](#), respectively. By joining the GaAsSb and MoS<sub>2</sub> FETs in series, the anti-ambipolar characteristic arises in a device structure with either positive or negative drain biases ([Figure 1C](#)). The anti-ambipolarity of the in-series FETs is evidently dictated by both *p*- and *n*-type components. In comparison, the GaAsSb/MoS<sub>2</sub> AAT is composed of three components in a series-resistance mode: *n*-type MoS<sub>2</sub> FET, GaAsSb/MoS<sub>2</sub> *p*-*n* junction,



**Figure 1. Electrical properties of GaAsSb/MoS<sub>2</sub> FETs in series and GaAsSb/MoS<sub>2</sub> AAT**

(A and D) Schematics of the devices configured by the GaAsSb and MoS<sub>2</sub> in-series FET and AAT, respectively.

(B and E) Corresponding equivalent circuit diagrams of (A) and (D).

(C and F) Transfer characteristics of the GaAsSb/MoS<sub>2</sub> in-series FET and AAT with positive and negative  $V_{DS}$  voltages. Comparison of (G and H)  $I_{peak}$ - $V_{DS}$  plots and (I) power consumption for GaAsSb/MoS<sub>2</sub> in-series FET and AAT, respectively.


and *p*-type GaAsSb FET, as shown in Figures 1D and 1E. The mixed-dimensional AAT device exhibits typical anti-ambipolar transfer characteristics, as shown in Figure 1F. Due to the existence of space charge region (SCR) lying in the stacked GaAsSb/MoS<sub>2</sub> heterojunction, the channel peak current is much lower in the AAT device than the in-series FETs, although both the device sizes are similar in terms of the channel length, width, and thickness. Besides, the channel current of the AAT remains at minus picoampere level under reverse biases, indicating the apparent rectifying behavior in the AAT device. By contrast, the transfer curves of the in-series FETs are nearly symmetric at  $\pm V_{DS}$ , which could be further validated by the linear output plots in Figure S8. The peak current values at varying  $V_{DS}$  for GaAsSb/MoS<sub>2</sub> AAT and in-series FETs are extracted from the transfer curves in Figures 1C and 1F, respectively. As displayed in Figures 1G and 1H, the  $I_{peak}$ - $V_{DS}$  plots are well fitted to the parabolic and exponential expressions for the in-series FETs and AAT, respectively.<sup>37–39</sup> The  $I_{peak}$  almost increases linearly with the increase of  $V_{DS}$  for the in-series FETs. At the same time, it witnesses an exponential upward trend with drain bias for the AAT device, which is in accordance with the diode characteristics. Then the power consumption at the current maximum is calculated

according to the formula  $P = I_{DS} \times V_{DS}$ , which is demonstrated in Figure 1I. Despite the analogous device size as AAT, the in-series FETs are subjected to relatively high power consumption. Moreover, although the device configured by GaAsSb/MoS<sub>2</sub> FETs in series also behaves with obvious anti-ambipolarity, the complicated architecture with more metal interconnects makes it inferior to the compact three-terminal AAT device. So, the emerging AAT devices based on the heterojunction structures outperform the in-series FETs regarding wiring density and power consumption. Based on the above analysis results, the subsequent study will focus on appraising AAT devices' electrical properties and associated applications in logic and analog circuits.

### Electrical characteristics of the GaAsSb/MoS<sub>2</sub> AAT

The lateral GaAsSb/MoS<sub>2</sub> heterojunction AAT device was prepared by stacking a MoS<sub>2</sub> nanoflake above the GaAsSb NW on a 50-nm SiO<sub>2</sub>/Si substrate. Two pairs of Ni electrodes were separately positioned on the constituent semiconducting materials, away from the overlapped junction area, as presented in the optical microphotograph in Figure 2A. The linear relationship of  $I_{DS}$ - $V_{DS}$  curves indicates that both GaAsSb and MoS<sub>2</sub> are well





**Figure 2. Electrical performance of the GaAsSb/MoS<sub>2</sub> heterojunction AAT device**

(A) Optical microphotograph of a typically stacked GaAsSb/MoS<sub>2</sub> heterojunction device on the 50-nm SiO<sub>2</sub>/Si substrate. (B) AFM image of the GaAsSb/MoS<sub>2</sub> heterostructure in (A). (C) Three-dimensional representation of output characteristics of the GaAsSb/MoS<sub>2</sub> heterotransistor at varying gate biases. (D) Semilog transfer characteristics of the *p*-type GaAsSb FET (blue), *n*-type MoS<sub>2</sub> FET (red), and GaAsSb/MoS<sub>2</sub> AAT device (green) in (A). (E) Corresponding transconductance calculation of the GaAsSb/MoS<sub>2</sub> AAT device in (D) at different  $V_{DS}$ . (F) Gate-tunable output characteristics of the GaAsSb/MoS<sub>2</sub> AAT device. The inset shows the semilog  $I_{DS}$ - $V_{DS}$  curve of the device under gate bias of 2 V. (G) Schematic of the rectifying behavior measurement of the AAT device circuit under applied AC source-drain bias. (H and I) Measurement results of the rectified output current of the AAT device under input AC voltage of (H) square waveform at 50 Hz and (I) sinusoidal waveform at 10 Hz.

contacted with Ni electrodes (Figures S4E and S4F), ensuring efficient hole and electron injection, respectively.<sup>35,40</sup> The detailed fabrication process for the AAT device can be found in the experimental procedures section. The transport channel between electrodes 2 and 3 constitutes a typical GaAsSb/MoS<sub>2</sub> heterotransistor, which is the combination of a *p*-type GaAsSb FET, a GaAsSb/MoS<sub>2</sub> heterojunction, and an *n*-type MoS<sub>2</sub> FET in series. The thicknesses of the GaAsSb NW and MoS<sub>2</sub> nanoflake are confirmed by atomic force microscopy (AFM) to be about 31 nm and 8.4 nm, respectively (Figure 2B). This device structure enables electrical characterization of the GaAsSb/MoS<sub>2</sub> heterotransistor through the global gate controlling the electrostatic potential of the channel. Figure 2C shows a three-dimensional plot of output characteristics ( $I_{DS}$ - $V_{DS}$ ) at varying gate biases with *n*-contact (electrode 3) grounded. Due to the non-uniformity of the channel constitution, the source-drain current exhibits apparently anti-ambipolar characteristics under gate modulation.<sup>41,42</sup> Concretely, the conductance of the hetero-

transistor device reaches its maximum at near  $V_{GS} = 0$  V and decreases on varying the gate bias in either polarity. The transfer plots in Figure 2D can further demonstrate the gate tunability of the current through the heterotransistor channel. The anti-ambipolarity of the heterotransistor (transfer curve in green) can be qualitatively viewed as a superposition of the *p*-type GaAsSb (purple) and *n*-type MoS<sub>2</sub> (red) FET transfer characteristics. Specifically, the total current of the AAT peaks when both GaAsSb and MoS<sub>2</sub> transistors are turned on ( $0 \text{ V} < V_{GS} < 2 \text{ V}$ ) and declines to a minimum when either device is turned off ( $V_{GS} = -4 \text{ V}$  or  $10 \text{ V}$ ). It is worth mentioning that the negligible hysteresis from 10 consecutive double-sweep  $I_{DS}$ - $V_{GS}$  curves of the GaAsSb/MoS<sub>2</sub> AAT (Figure S9) is probably caused by the crystal lattice defects in the MoS<sub>2</sub> nanoflake, dielectric layer, etc.

Meanwhile, peak-to-valley ratio (PVR), defined as the ratio of peak/on current and valley/off current, is an important performance metric for an anti-ambipolar device. A high PVR is desirable to implement the ternary logic circuit with the fast logic state

transition. Meanwhile, a low off current can effectively restrain power consumption. It can be seen from the transport plot that the PVR exceeds  $10^3$  for both GaAsSb and MoS<sub>2</sub> sides, suggesting the mixed-dimensional AAT device is suitable for advanced logic applications.<sup>32,43</sup> It is noted that the anti-ambipolar pattern of the GaAsSb/MoS<sub>2</sub> AAT transfer plot is asymmetric, with different slopes on either side of the  $I_{DS}$  peak. This could be further evidenced by the transconductance calculation results in Figure 2E. The asymmetric anti-ambipolarity has tremendous potential advantages in the field of communications and can be harnessed to build phase and amplitude shift keying units.<sup>32,42</sup>


The output characteristics of the mixed-dimensional AAT with varying gate biases are shown in Figure 2F. It is clear that the diode-like rectifying behavior and rectification ratio can be consecutively tuned by gating (Figure S10). Well-behaved rectifying behavior is achieved along with a high rectification ratio of up to  $10^3$  at  $V_{GS} = 2$  V (Figure 2F inset). However, the rectifying behaviors degenerate when  $V_{GS}$  is larger or smaller than 2 V, ascribed to the gradual exhaustion of carriers in the  $p/n$ -type channel.<sup>44</sup> As confirmed in Figures S4E and S4F, the good contact of both GaAsSb and MoS<sub>2</sub> with Ni has a negligible effect on the diode characteristics. Therefore, the electrostatic gating effect is verified to be capable of simultaneously tailoring the unintentional doping of both semiconductors in the channel, thereby allowing tunability in the built-in voltage and rectifying behavior of the AAT device. Moreover, dynamic rectification measurement of the AAT device was carried out under square and sinusoidal alternating current (AC) pulses, as schematically shown in Figure 2G. At  $V_{GS} = 2$  V, apparent dynamic rectifying behaviors are observed from the time domain current plot under 50-Hz square AC pulse ( $V_{DS} = \pm 2$  V) in Figure 2H. The dynamic current at  $V_{DS} = 2$  V is the same as the static value observed in Figure 2F. Another rectification dynamics was taken with 10-Hz sinusoidal AC pulses (Figure 2I). No obvious time delay is observed from either of the dynamic current plots, implying that the AAT device can convert AC to direct current (DC) without phase lag. The distinct anti-ambipolarity of more GaAsSb/MoS<sub>2</sub> heterotransistors with the same architecture can be found in Figures S11 and S12. It can be seen that the peak current level, peak position, and width of the on-state region can be correspondingly modulated by controlling the device size and carrier density of the AAT components.

### Heterointerface quality and energy band alignment

Next, the origin of the apparent anti-ambipolarity and gate-tunable rectifying behavior was probed from the perspective of the heterointerface quality of the GaAsSb/MoS<sub>2</sub> AAT device. The Raman and micro-photoluminescence ( $\mu$ -PL) measurements were carried out by a 532-nm laser source with a spot diameter of  $\sim 1$   $\mu$ m. Raman spectra collected from the individual materials and the overlap region of the heterostructure are exhibited in Figure 3A. The observed Raman peaks of MoS<sub>2</sub> at  $384$   $\text{cm}^{-1}$  and  $408$   $\text{cm}^{-1}$  correspond to the in-plane ( $E_{2g}^1$ ) and out-of-plane ( $A_{1g}$ ) vibrational modes, as reported previously.<sup>45</sup> The Raman spectrum for GaAsSb includes three prominent peaks at  $227$   $\text{cm}^{-1}$ ,  $239$   $\text{cm}^{-1}$ , and  $243$   $\text{cm}^{-1}$  (Figure S13A), which are attributed to the GaAs-like TO, GaSb-like LO, and GaAs-like TO phonon modes, respectively.<sup>46</sup> Characteristic

peaks corresponding to both constituting materials are notably observed in the overlap region, confirming the formation of the GaAsSb/MoS<sub>2</sub> heterostructure. Compared with the individual MoS<sub>2</sub>, the Raman intensity of the overlap region is apparently quenched, as shown in Figure S13B, indicating the strong interfacial coupling in the mixed-dimensional heterojunction.<sup>47,48</sup> The Raman mapping of MoS<sub>2</sub> at  $384$   $\text{cm}^{-1}$  (Figure 3B) and GaAsSb at  $227$   $\text{cm}^{-1}$  (Figure S13C) further verifies the high quality of the heterostructure, which benefits the efficient carrier transport across the heterointerface. Subsequently, the polarized Raman scattering measurements were conducted for the single GaAsSb NW and GaAsSb/MoS<sub>2</sub> overlap region (Figure S14). Although the NW lies underneath the MoS<sub>2</sub> nanoflake at the heterojunction, both the GaAsSb NW and overlap region exhibit correlated  $90^\circ$  periodicity of Raman intensity, which is related to the selection rules for one-dimensional geometry of zinc blende semiconductors.<sup>49,50</sup> To examine the optical properties,  $\mu$ -PL was performed on the GaAsSb/MoS<sub>2</sub> heterostructure. The laser was selectively focused on individual MoS<sub>2</sub>, and GaAsSb/MoS<sub>2</sub> overlap regions. A similar PL quenching effect can also be observed at the heterojunction area (Figures 3C and S13D). It signifies the efficient separation and transition of photogenerated carriers occurred at the heterointerface, leading to the increase of nonradiative recombination and, thus, the quenched PL emission. The pronounced interfacial coupling effect proved above would be vital in constructing high-performance and multifunctional electronics.

After verifying the high-quality heterointerface of the AAT, the band alignment of the GaAsSb/MoS<sub>2</sub> AAT device is schematized to understand the operation mechanisms better. Upon contact, the two semiconductors would form a typical type-II  $p$ - $n$  heterojunction, as reported elsewhere.<sup>30</sup> As mentioned above, the anti-ambipolarity of this AAT device is a synthetic result of three functional parts connected in series:  $p$ -type GaAsSb FET, GaAsSb/MoS<sub>2</sub>  $p$ - $n$  diode, and  $n$ -type MoS<sub>2</sub> FET. In Figures 3D–3F,  $V_{th,n}$  and  $V_{th,p}$  denote the threshold voltages of MoS<sub>2</sub> FET and GaAsSb FET, respectively. The gate is used to tune the doping concentration of both semiconductors. When  $V_{GS}$  is lower than  $V_{th,n}$  of the MoS<sub>2</sub> FET (Figure 3E) or higher than  $V_{th,p}$  of the GaAsSb FET (Figure 3F), the  $n$ - or  $p$ -type channel of the AAT device is considerably depleted. In the case of the band diagram, this corresponds to a significant pushdown or pushup at the Fermi level. Then the device is doped as a  $p^+$ - $i$  or  $i$ - $n^+$  junction, leading to low conductance of the series-connected AAT device. Likewise, the forward diode current can only flow through the AAT device channel when both the MoS<sub>2</sub> FET and GaAsSb FET are turned on, i.e.,  $V_{th,n} < V_{GS} < V_{th,p}$  (Figure 3D). Next, the band diagram evolution of the AAT device under various drain biases at on-state ( $V_{th,n} < V_{GS} < V_{th,p}$ ) is shown in Figures 3G–3I. Under reverse bias (Figure 3G), the energy barrier for the carriers in both semiconductors is increased. The electrons in MoS<sub>2</sub> (holes in GaAsSb) cannot overcome the barrier in the conduction (valence) band, resulting in a minimal reverse current. With a forward bias applied (Figure 3H), the potential barrier and SCR will be diminished. Concomitantly, the energy band of the GaAsSb side and MoS<sub>2</sub> side will also be pulled down and up, respectively. In this way, the offset of the conduction band is negligible for the transport of electrons in MoS<sub>2</sub>, for the peak barrier is covered by



**Figure 3. GaAsSb/MoS<sub>2</sub> heterointerface quality and band diagram evolution**

(A) Raman spectra of the individual GaAsSb NW, MoS<sub>2</sub> nanoflake, and GaAsSb/MoS<sub>2</sub> heterostructure.

(B) Raman mapping image for the GaAsSb/MoS<sub>2</sub> heterostructure at the wavenumber of 384 cm<sup>-1</sup>.

(C) PL mapping was measured at the wavelength of 685 nm on the GaAsSb/MoS<sub>2</sub> heterostructure.

(D–F) Schematic of the energy band structure of the GaAsSb/MoS<sub>2</sub> AAT device at an equilibrium state when (D) V<sub>th,n</sub> < V<sub>GS</sub> < V<sub>th,p</sub>, (E) V<sub>GS</sub> < V<sub>th,n</sub>, and (F) V<sub>GS</sub> > V<sub>th,p</sub>.

(G–I) Energy band diagrams of the on-state GaAsSb/MoS<sub>2</sub> AAT device (V<sub>th,n</sub> < V<sub>GS</sub> < V<sub>th,p</sub>) at different V<sub>DS</sub> bias conditions.

the steep band structure. But the barrier for holes in GaAsSb is still large when V<sub>DS</sub> is small. When V<sub>DS</sub> increases further until the valence band of GaAsSb is pulled down beyond the valence band position of MoS<sub>2</sub> (Figure 3I), the holes in GaAsSb can tunnel through the narrow peak barrier under a large forward bias. The current transport of the AAT device is then dominated by both GaAsSb and MoS<sub>2</sub> channels. The larger the drain bias is, the more effectively the gate field controls the AAT channel, where no internal barrier exists to restrain carrier transport. This observation explains the small on-state current when V<sub>DS</sub> ≤ 1 V (Figure 1F) and a sharp rise in current as V<sub>DS</sub> increases, as shown in Figure 2D.


### Multivalued logic inverter

Due to the significant superiority of multiple logic states, MVL devices are expected to provide higher data storage density as well as data processing efficiency than binary logic circuits.<sup>14,24</sup> Herein, as a fundamental building block in MVL applications, a ternary inverter was demonstrated using the AAT with the feature of sign-changing transconductance. This inverter, as schemati-

cally depicted in Figure 4A, is formed by the integration of the GaAsSb/MoS<sub>2</sub> heterostructure AAT as a driver (pull-down transistor) with the built-in GaAsSb *p*-type NW FET as a load resistor (pull-up transistor) on a 50-nm SiO<sub>2</sub>/Si substrate. Figure 4B shows the equivalent circuit diagram of the fabricated ternary inverter. The supply (V<sub>DD</sub>) and input voltages (V<sub>IN</sub>) were applied to the source contact of the GaAsSb NW FET and Si back gate, respectively. The source contact in the GaAsSb/MoS<sub>2</sub> AAT was grounded (V<sub>SS</sub>), and the output voltage (V<sub>OUT</sub>) was measured on the common drain contact for both GaAsSb NW FET and GaAsSb/MoS<sub>2</sub> AAT. The V<sub>OUT</sub> of the ternary inverter is determined by the resistance ratio between the two devices in series, i.e., the AAT and GaAsSb FET, which can be modulated by the back gate (V<sub>IN</sub>).

In order to gain an insight into the resistance ratio, the transfer characteristics of the two devices forming the inverter were first assessed. As shown in Figure 4C, the AAT and GaAsSb FET deliver typical anti-ambipolar and *p*-type unipolar semiconducting behaviors, respectively. Meanwhile, it is noticeable that the transfer curves can be divided into three V<sub>IN</sub> ranges, as marked





**Figure 4. Ternary logic inverter integrated by the GaAsSb FET and GaAsSb/MoS<sub>2</sub> AAT device**

- (A) Device schematic of the GaAsSb/MoS<sub>2</sub> heterojunction-based ternary inverter.  
 (B) Equivalent circuit diagram of the ternary logic inverter.  
 (C) Semilog transfer characteristics of a *p*-type GaAsSb FET (blue,  $V_{DS} = 0.4$  V) and GaAsSb/MoS<sub>2</sub> AAT device (green,  $V_{DS} = 0.4$  V).  
 (D) Voltage transfer characteristics of the GaAsSb/MoS<sub>2</sub> heterojunction-based ternary inverter at different  $V_{DD}$  values.  
 (E) Corresponding voltage gain of both switching states of the inverter at different  $V_{DD}$  values. Inset: typical voltage gain dependence of  $V_{IN}$ .  
 (F) Transient plots of output voltages of different logic states in response to applied input voltages of 1 Hz.


in Figure 4C. In range I ( $V_{IN} < -5$  V), the drain current of GaAsSb FET is much higher than that of the AAT, for the *n*-type constitution in AAT is fully turned off. In range II ( $-5$  V  $< V_{IN} < 3$  V), both the AAT and *p*-FET are turned on with effective gate control, and a long approximately parallel region exists for the two transfer plots. While in range III ( $3$  V  $< V_{IN}$ ), a further increase in  $V_{IN}$  renders the drain current variation opposite to the situation in the range I because of the exhausted carriers in GaAsSb FET. In this way, the  $V_{IN}$ -induced variations in drain current through the AAT and *p*-FET channels would then produce three main different resistance ratios. Consequently, three distinct logic states explicitly emerge in the voltage transfer characteristics (VTCs) of the ternary inverter at different  $V_{DD}$  (Figure 4D). In detail, at logic 1, the GaAsSb FET in the pull-up network would provide a low resistive path to the supply voltage that yields a high output voltage close to  $V_{DD}$ . On the contrary, the resistance of the AAT channel in the pull-down network is far smaller than the *p*-FET at logic 0, thus rendering the logic low level nearly equal to GND. As discussed earlier, the parallel region of the AAT and *p*-FET in the semilog transfer characteristics indicates that the resistance ratio between the pull-up and pull-down transistors is nearly constant. Then, a unique intermediate logic state (logic 1/2) comes into being in the VTC at varying  $V_{DD}$ . Interestingly, the middle logic state will appear even at a small  $V_{DD}$  of 0.1 V, surpassing the reported MVL inverters in other studies<sup>14,16,51</sup> where the middle logic state would not appear until relatively large  $V_{DD}$  values are supplied.

As one of the most crucial figure of merits of a ternary inverter, the width of the middle-state plateau can appraise the tolerance

window and stability of the mid-state. When  $V_{DD}$  increases from 0.1 to 0.5 V, the middle logic region keeps quite flat with few fluctuations, along with a large  $V_{IN}$  window of  $\sim 8$  V, suggesting the robustness and stability of the MVL device operations. The extracted output voltages in respective logic states from the VTC are compiled in Table S1, showing clear margins of transition between various logic levels. Figure 4E presents the corresponding voltage gains of this ternary inverter at different  $V_{DD}$  values. Both voltage gains witness an upward trend with the increase of  $V_{DD}$ . Figure 4F displays the dynamic switching property of the ternary inverter at a  $V_{DD}$  of 0.4 V. Three different  $V_{IN}$  values (10 V,  $-2$  V, and  $-10$  V) are applied at a frequency of 1 Hz. As a result, this inverter exhibits no notable hysteresis regardless of the  $V_{IN}$  evolution, indicating stable ternary operation of this inverter device. The MVL behavior of another ternary inverter with the same device configuration can be found in Figure S15. With the implementation of device geometry optimization, for instance, exploiting a top-gated structure with high- $\kappa$  dielectric, it is promising to enhance the logic device performance further.

Here, the distinctive aspect in the implementation of MVL circuits is that the ternary inverter is constructed by the unipolar GaAsSb *p*-FET in our research. In general, however, the ambipolar transistors, such as MoTe<sub>2</sub> FETs, BP FETs, and organic PTCDI-C8 FETs, are employed as the *p*-FETs in multivalued logic circuits.<sup>14,25,33</sup> On the one hand, although the ternary inverters comprising the above devices demonstrated three distinct logic states, the instability of the ambipolar 2D materials and organics and the large  $V_{DD}$  values restrict the deployment of





**Figure 5. Frequency doubling circuit composed of GaAsSb/MoS<sub>2</sub> AAT device in series with MoS<sub>2</sub> FET**

(A) Schematic illustration of the measurement configuration for frequency doubling based on the MoS<sub>2</sub> nanoflake FET and GaAsSb/MoS<sub>2</sub> AAT device.

(B) Schematic of the principle of frequency doubling based on anti-ambipolar transfer characteristics of GaAsSb/MoS<sub>2</sub> heterojunction device.

(C) Representative transfer characteristics of the GaAsSb/MoS<sub>2</sub> AAT device (linear in blue and semilog in green) and MoS<sub>2</sub> nanoflake FET (semilog in red) in the frequency doubling circuits.

(D–F) Input signal (pink) and output signal (blue) for the three different offset voltage values. Complete frequency doubling is observed when  $V_{\text{offset}} = V_{\text{max}}$ . More complicated signal conditioning occurs when  $V_{\text{offset}}$  is tuned away from  $V_{\text{max}}$ .

these MVL devices for practical applications. On the other hand, the transfer characteristics of the AAT device based on the ambipolar FETs make it difficult to realize the subsequent frequency doubling functionality.

### Frequency doubling circuits

Apart from the application in logic circuits such as ternary inverters, the AAT device's anti-ambipolar characteristics also facilitate the realization of analog signal processing circuits, including frequency doubling functionality, which enables broad applications from analog communication to terahertz sensing.<sup>32,52</sup> Figure 5A shows the schematic illustration of the measurement configuration for frequency doubling based on the MoS<sub>2</sub> nanoflake FET and GaAsSb/MoS<sub>2</sub> AAT device. The  $V_{\text{DD}}$  was applied to the electrode on the NW side of the AAT, while the output signal ( $V_{\text{OUT}}$ ) was measured from the voltage across the MoS<sub>2</sub> FET. The  $V_{\text{DD}}$  and  $V_{\text{OUT}}$  were provided and measured by the precision source/measure unit. The waveform generator was used to apply the sinusoidal input signal to the heterojunction device and MoS<sub>2</sub> FET through the 50-nm SiO<sub>2</sub>/Si back gate. Since the resistance variation is obviously more considerable in AAT than in MoS<sub>2</sub> FET (Figure 5C), the MoS<sub>2</sub> FET can be considered equivalent to a roughly constant resistor. Figure 5B illustrates the working principle of the frequency doubling circuits based on the anti-ambipolar transfer curve. Generally, the frequency doubling is closely associated with positive and negative transconductances on the left and right sides of the current maximum. When an AAT is biased such that  $V_{\text{IN}} < V_{\text{max}}$ , the transconductance is positive with the current rising and the  $V_{\text{OUT}}$  across the MoS<sub>2</sub> FET increasing with the positive phase of the

input signal. The case where  $V_{\text{IN}} > V_{\text{max}}$  is analogous, but the  $V_{\text{OUT}}$  is out of phase with the  $V_{\text{IN}}$  because the input signal undergoes a negative transconductance with the increase of voltage. Besides, when  $V_{\text{IN}} = V_{\text{max}}$ , the transconductance turns to zero, leading to the local maxima of  $V_{\text{OUT}}$  whenever the input signal crosses  $V_{\text{max}}$  in either direction. As shown in Figure 5D, when the  $V_{\text{offset}}$  of the input signal is set equal to  $V_{\text{max}}$  of 2 V (derived from Figure 5C), the output signal oscillates at a double frequency compared to the input waveform, successfully demonstrating the practical application in frequency doubling for AAT devices. Another frequency multiplier with the same device configuration is exhibited in Figure S16. When  $V_{\text{offset}}$  deviates from  $V_{\text{max}}$ , the waveform of the frequency doubling gradually becomes incomplete (Figures 5E and 5F), which further supports the circuit operation model as stated. As a matter of course, the MoS<sub>2</sub> FET can also be substituted with a resistor of 1 M $\Omega$  (Figures S17A–S17C). Benefiting from the stable and unchanged resistance for the resistive load with voltage sweep, the frequency response of the GaAsSb/MoS<sub>2</sub> AAT-based device is then pushed to 100 Hz and 200 Hz, at which most of the output power is concentrated at the doubled fundamental frequency of 200 Hz and 400 Hz, respectively (Figures S17D and S17E). The refinements, such as applying encapsulation and local gating, will likely enable higher operating frequency due to air isolation and low parasitic capacitance.

### DISCUSSION

An effective size downscaling approach was developed to realize tunable and high-performance AAT devices based on

mixed-dimensional GaAsSb NW/MoS<sub>2</sub> nanoflake heterojunctions, which have significant advantages over the GaAsSb/MoS<sub>2</sub> in-series FETs in terms of wiring density and power consumption. The proper energy band alignment of the components allows the AAT device to be gate-tunable with an asymmetric anti-ambipolar transfer characteristic. Under the negative or positive extreme gate bias range, the device is doped as a  $p^+-i$  or  $i-n^+$  junction, leading to low conductance of the AAT device with a high PVR of over  $10^3$  for both sides. With tailoring the channel size and carrier density, the anti-ambipolarity of AAT devices, including the peak position, on-state current level, and range, can be readily engineered in this device configuration, contributing to flexibly designing versatile electronics. Therefore, the synthetic performance of the designed AAT device was enhanced significantly by the configuration of the mixed-dimensional 1D GaAsSb NW/2D MoS<sub>2</sub> nanoflake heterostructure. The synergistic effect of high-mobility III-V NW and transition metal dichalcogenide (TMD) nanosheets ensures the high charge carrier transport efficiency in the AAT device channel. Besides, the active region downscaling can improve the frequency characteristics and energy efficiency of the AAT device in rectifying circuits, multivalued logic circuits, and frequency multipliers.

After integrating the AAT and unipolar transistor (GaAsSb  $p$ -FET/MoS<sub>2</sub>  $n$ -FET) into a unit device, the multifunctionality of the ternary logic inverter and frequency multiplier is realized synchronously for the first time. A typical ternary inverter can be implemented with three stable logic states by load matching. Also, the conspicuous intermediate logic state in the MVL device is free from the influence of applied drain bias. In contrast, it depends on the resistance ratio between the two components under gate bias. In comparison, although the reported heterojunctions, such as SWCNT/ $\alpha$ -IGZO, pentacene/MoS<sub>2</sub>, and carbon nanotube/MoS<sub>2</sub>, exhibit typical anti-ambipolar behavior,<sup>32,42,43</sup> the MVL function could not be achieved without delicate design and modulation of the device structures.

Finally, the frequency doubling for the unique AAT device has been realized by exploiting the feature of sign-changing transconductance to validate its good capacity in analog signal processing. The traditional approach is to introduce a series-connected accessional constant resistor to obtain the frequency doubling function based on the AAT device,<sup>32</sup> which undoubtedly increases the complexity of the device architecture. By contrast, in our work, the frequency doubling circuits can be well implemented based on the GaAsSb/MoS<sub>2</sub> AAT device in series with an adjoining MoS<sub>2</sub> FET. This device configuration is beneficial to the flexible design and undemanding fabrication of frequency multipliers. Overall, the mixed-dimensional 1D GaAsSb NW/2D MoS<sub>2</sub> nanoflake heterostructure can effectively improve frequency characteristics and power consumption through the active region downscaling. More importantly, the series-connected unipolar  $p/n$ -FET with the AAT device could synchronously achieve the MVL and frequency doubling circuits by tuning the device parameters discreetly, which was demonstrated for the first time in the field of AAT applications. Therefore, the high performance and versatility of the mixed-dimensional AAT device promise great potential for the future development of more advanced and multifunctional integrated circuits.

## EXPERIMENTAL PROCEDURES

### Resource availability

#### Lead contact

Further information and requests for resources should be directed to and will be fulfilled by the lead contact, Johnny C. Ho ([johnnyho@cityu.edu.hk](mailto:johnnyho@cityu.edu.hk)).

#### Materials availability

This study did not generate new unique reagents.

#### Data and code availability

Any additional information required to reanalyze the data reported in this paper is available from the lead contact upon request.

### Nanowire synthesis and characterization

The GaAsSb NWs were grown by a thiourea-assisted solid-source CVD method based on the vapor-liquid-solid mechanism. The dual-zone horizontal tube furnace includes upstream and downstream zones in the CVD system. Initially, a SiO<sub>2</sub>/Si substrate (50-nm-thick thermally grown oxide) coated with 0.5-nm-thick Au catalyst film was placed in the center of the quartz tube of the downstream zone. Then, the thiourea and well-mixed GaSb/GaAs powders with a designated weight ratio (2:1 in wt %) were positioned in the middle of the two zones and the center of the quartz tube of the upstream zone, respectively, serving as surface passivation agent and solid source. After the pressure in the system was evacuated down to  $2.0 \times 10^{-3}$  torr, 100 sccm H<sub>2</sub> gas (99.999% purity) was introduced into the quartz tube. Next, both upstream and downstream zones were heated to 750 C and 610 C in 9 min, respectively. After holding at those temperatures for 12 min, the system was cooled naturally to room temperature in an H<sub>2</sub> atmosphere. The surface morphology of the as-grown NWs was examined by a field emission scanning electron microscope (SEM) (XL30, FEI/Philips). Crystal structures of the NWs were determined by high-resolution transmission electron microscope (TEM) imaging (2100F, JEOL). The elemental compositions were measured using an EDS detector attached to the TEM (CM-20, Philips).

### Device fabrication and electrical measurements

The synthesized GaAsSb NWs were transferred on the SiO<sub>2</sub>/Si substrate by drop-casting technique. Then the mechanically exfoliated MoS<sub>2</sub> nanoflake was stacked on top of the GaAsSb NW using a micro-manipulation transfer system to form the mixed-dimensional GaAsSb/MoS<sub>2</sub> heterojunction. Finally, Ni metal electrodes were patterned and deposited by direct laser writing lithography and electron-beam evaporation, respectively. The MoS<sub>2</sub> nanoflake transfer process can be found in [Figure S18](#) and the [supplemental experimental procedures](#) in detail. The height profiles of the GaAsSb NWs and MoS<sub>2</sub> nanoflake were measured by AFM (Dimension Icon, Bruker). The Raman and  $\mu$ -PL spectra were analyzed by a confocal microscope spectrometer (Alpha 300R, WITec). The electrical performance of fabricated AATs and ternary inverters was characterized by a standard electrical probe station and Agilent 4155C semiconductor analyzer. To assess the frequency doubling function, an arbitrary function generator (AFG-2005, GW Instek) and precision source/measure unit (B2912A, Keysight) were employed to provide the sinusoidal input signal and to collect the corresponding output signal.

## SUPPLEMENTAL INFORMATION

Supplemental information can be found online at <https://doi.org/10.1016/j.device.2023.100184>.

## ACKNOWLEDGMENTS

This research was financially supported by a fellowship award from the Research Grants Council of the Hong Kong Special Administrative Region, China (CityU RFS2021-1S04) and the Shenzhen Municipality Science and Technology Innovation Commission (grant no. SGDXT202110309300402; "Modulation and Detection of Terahertz Waves based on Semi-Metallic Two-Dimensional Materials," CityU).

## AUTHOR CONTRIBUTIONS

J.C.H. and W.W. conceived the project. Y.M. performed the PL and Raman characterization. W.W., Y.M., and W.J.W. fabricated the devices and performed the electrical and optoelectronic experiments and data analysis, while P.S.X. and Q.Q. implemented the AFM, SEM, and TEM characterization and analysis. Z.X.L., B.W.L., D.J.L., D.C., and Y.Z.L. prepared the GaAsSb NW samples and carried out the basic material characterizations. J.C.H. and W.W. wrote the paper, assisted by S.P.Y., D.Y., and Y.X.Z. All authors examined and commented on the manuscript.

## DECLARATION OF INTERESTS

The authors declare no competing interests.

Received: August 8, 2023

Revised: October 30, 2023

Accepted: November 6, 2023

Published: December 1, 2023

## REFERENCES

1. Liu, Y., Duan, X., Shin, H.J., Park, S., Huang, Y., and Duan, X. (2021). Promises and prospects of two-dimensional transistors. *Nature* 591, 43–53.
2. Schuegraf, K., Abraham, M.C., Brand, A., Naik, M., and Thakur, R. (2013). Semiconductor logic technology innovation to achieve sub-10 nm manufacturing. *IEEE J. Electron. Devi.* 7, 66–75.
3. Yu, E., Lee, W.J., Jung, J., and Cho, S. (2018). Ultrathin SiGe shell channel p-type FinFET on bulk Si for sub-10-nm technology nodes. *IEEE Trans. Electron. Dev.* 65, 1290–1297.
4. Chen, Y., Shu, Z., Zhang, S., Zeng, P., Liang, H., Zheng, M., and Duan, H. (2021). Sub-10 nm fabrication: Methods and applications. *Int. J. Extrem. Manuf.* 3, 032002.
5. Darwish, T., and Bayoumi, M. (2005). In *Trends in low-power VLSI design*. Electrical Engineering Handbook, W.K. Chen, ed. (Elsevier Academic Press USA), pp. 263–280.
6. He, X.T., Liang, E.T., Yuan, J.J., Qiu, H.Y., Chen, X.D., Zhao, F.L., and Dong, J.W. (2019). A silicon-on-insulator slab for topological valley transport. *Nat. Commun.* 10, 872.
7. Lukin, D.M., Dory, C., Guidry, M.A., Yang, K.Y., Mishra, S.D., Trivedi, R., Radulaski, M., Sun, S., Vercautse, D., Ahn, G.H., and Vučković, J. (2020). 4H-silicon-carbide-on-insulator for integrated quantum and nonlinear photonics. *Nat. Photonics* 14, 330–334.
8. Razavieh, A., Zeitoff, P., and Nowak, E.J. (2019). Challenges and limitations of CMOS scaling for FinFET and beyond architectures. *IEEE Trans. Nanotechnol.* 18, 999–1004.
9. Maurya, R.K., and Bhowmick, B. (2022). Review of FinFET devices and perspective on circuit design challenges. *Silicon-Neth* 14, 5783–5791.
10. Yin, X., Yang, H., Xie, L., Ai, X.Z., Zhang, Y.B., Jia, K.P., Wu, Z.H., Ma, X.L., Zhang, Q.Z., Mao, S.J., et al. (2020). Vertical sandwich gate-all-around field-effect transistors with self-aligned high-k metal gates and small effective-gate-length variation. *IEEE Electron. Device Lett.* 41, 8–11.
11. Liu, R., Li, X., Sun, Y., and Shi, Y. (2020). A vertical combo spacer to optimize electrothermal characteristics of 7-nm nanosheet gate-all-around transistor. *IEEE Trans. Electron. Dev.* 67, 2249–2254.
12. Lee, Y., Kim, S., Lee, H.I., Kim, S.M., Kim, S.Y., Kim, K., Kwon, H., Lee, H.W., Hwang, H.J., Kang, S., and Lee, B.H. (2022). Demonstration of anti-ambipolar switch and its applications for extremely low power ternary logic circuits. *ACS Nano* 16, 10994–11003.
13. Gaudet, V. (2016). A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. *IEEE J. Em. Sel. Top. C.* 6, 5–12.
14. Huang, M., Li, S., Zhang, Z., Xiong, X., Li, X., and Wu, Y. (2017). Multifunctional high-performance van der Waals heterostructures. *Nat. Nanotechnol.* 12, 1148–1154.
15. Jo, S.B., Kang, J., and Cho, J.H. (2021). Recent advances on multivalued logic gates: A materials perspective. *Adv. Sci.* 8, 2004216.
16. Wu, E., Xie, Y., Liu, Q., Hu, X., Liu, J., Zhang, D., and Zhou, C. (2019). Photoinduced doping to enable tunable and high-performance anti-ambipolar MoTe<sub>2</sub>/MoS<sub>2</sub> heterotransistors. *ACS Nano* 13, 5430–5438.
17. Andreev, M., Seo, S., Jung, K.S., and Park, J.H. (2022). Looking beyond 0 and 1: Principles and technology of multivalued logic devices. *Adv. Mater.* 34, 2108830.
18. Kim, S., Lee, S.Y., Park, S., Kim, K.R., and Kang, S. (2020). A logic synthesis methodology for low-power ternary logic circuits. *IEEE T. Circuits-I* 67, 3138–3151.
19. Hurst, S.L. (1984). Multiple-valued logic – its status and its future. *IEEE Trans. Comput. C-33*, 1160–1179.
20. Smith, K.C. (1981). The prospects for multivalued logic – a technology and applications view. *IEEE Trans. Comput. C-30*, 619–634.
21. Lee, L., Hwang, J., Jung, J.W., Kim, J., Lee, H.I., Heo, S., Yoon, M., Choi, S., Van Long, N., Park, J., et al. (2019). ZnO composite nanolayer with mobility edge quantization for multi-value logic transistors. *Nat. Commun.* 10, 1998.
22. Shim, J., Oh, S., Kang, D.H., Jo, S.H., Ali, M.H., Choi, W.Y., Heo, K., Jeon, J., Lee, S., Kim, M., et al. (2016). Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multivalued logic. *Nat. Commun.* 7, 13413.
23. Jeong, J.W., Choi, Y.E., Kim, W.S., Park, J.H., Kim, S., Shin, S., Lee, K., Chang, J., Kim, S.J., and Kim, K.R. (2019). Tunneling-based ternary metal-oxide-semiconductor technology. *Nat. Electron.* 2, 307–312.
24. Duong, N.T., Lee, J., Bang, S., Park, C., Lim, S.C., and Jeong, M.S. (2019). Modulating the functions of MoS<sub>2</sub>/MoTe<sub>2</sub> van der Waals heterostructure via thickness variation. *ACS Nano* 13, 4478–4485.
25. Hu, R., Wu, E., Xie, Y., and Liu, J. (2019). Multifunctional anti-ambipolar p-n junction based on MoTe<sub>2</sub>/MoS<sub>2</sub> heterostructure. *Appl. Phys. Lett.* 115, 073104.
26. Kim, J., Jung, M., Lim, D.U., Rhee, D., Jung, S.H., Cho, H.K., Kim, H.K., Cho, J.H., and Kang, J. (2022). Area-selective chemical doping on solution-processed MoS<sub>2</sub> thin-film for multivalued logic gates. *Nano Lett.* 22, 570–577.
27. Lim, D.U., Jo, S.B., Kang, J., and Cho, J.H. (2021). Multi-state heterojunction transistors based on field-effect tunneling-transport transitions. *Adv. Mater.* 33, 2101243.
28. Nourbakhsh, A., Zubair, A., Dresselhaus, M.S., and Palacios, T. (2016). Transport properties of a MoS<sub>2</sub>/WSe<sub>2</sub> heterojunction transistor and its potential for application. *Nano Lett.* 16, 1359–1366.
29. Kim, K.H., Park, H.Y., Shim, J., Shin, G., Andreev, M., Koo, J., Yoo, G., Jung, K., Heo, K., Lee, Y., et al. (2020). A multiple negative differential resistance heterojunction device and its circuit application to ternary static random access memory. *Nanoscale Horiz.* 5, 654–662.
30. Wang, W., Wang, W., Meng, Y., Quan, Q., Lai, Z., Li, D., Xie, P., Yip, S., Kang, X., Bu, X., et al. (2022). Mixed-dimensional anti-ambipolar phototransistors based on 1D GaAsSb/2D MoS<sub>2</sub> Heterojunctions. *ACS Nano* 16, 11036–11048.
31. Yao, H., Wu, E., and Liu, J. (2020). Frequency doubler based on a single MoTe<sub>2</sub>/MoS<sub>2</sub> anti-ambipolar heterostructure. *Appl. Phys. Lett.* 117, 123103.
32. Jariwala, D., Sangwan, V.K., Seo, J.W.T., Xu, W., Smith, J., Kim, C.H., Lauhon, L.J., Marks, T.J., and Hersam, M.C. (2015). Large-area, low-voltage, antiambipolar heterojunctions from solution-processed semiconductors. *Nano Lett.* 15, 416–421.
33. Kobashi, K., Hayakawa, R., Chikyow, T., and Wakayama, Y. (2018). Multi-valued logic circuits based on organic anti-ambipolar transistors. *Nano Lett.* 18, 4355–4359.



34. Ren, F.F., Ang, K.W., Ye, J., Yu, M., Lo, G.Q., and Kwong, D.L. (2011). Split bull's eye shaped aluminum antenna for plasmon-enhanced nanometer scale germanium photodetector. *Nano Lett.* *11*, 1289–1293.
35. Wang, W., Yip, S., Meng, Y., Wang, W., Wang, F., Bu, X., Lai, Z., Kang, X., Xie, P., Quan, Q., et al. (2021). Antimony-rich GaAs<sub>x</sub>Sb<sub>1-x</sub> nanowires passivated by organic sulfides for high-performance transistors and near-Infrared photodetectors. *Adv. Opt. Mater.* *9*, 2101289.
36. Qiu, C., Zhang, Z., Xiao, M., Yang, Y., Zhong, D., and Peng, L.M. (2017). Scaling carbon nanotube complementary transistors to 5-nm gate lengths. *Science* *355*, 271–276.
37. Liu, F., He, J., Zhang, L., Zhang, J., Hu, J., Ma, C., and Chan, M. (2008). A charge-based model for long-channel cylindrical surrounding-gate MOSFETs from intrinsic channel to heavily doped body. *IEEE Trans. Electron. Dev.* *55*, 2187–2194.
38. Nandi, A., Saxena, A.K., and Dasgupta, S. (2013). Analytical modeling of a double gate MOSFET considering source/drain lateral Gaussian doping profile. *IEEE Trans. Electron. Dev.* *60*, 3705–3709.
39. Hackam, R., and Harrop, P. (1972). Electrical properties of nickel-low-doped n-type gallium-arsenide Schottky-barrier diodes. *IEEE Trans. Electron. Dev.* *19*, 1231–1238.
40. Desai, S.B., Madhvapathy, S.R., Sachid, A.B., Llinas, J.P., Wang, Q., Ahn, G.H., Pitner, G., Kim, M.J., Bokor, J., Hu, C., et al. (2016). MoS<sub>2</sub> transistors with 1-nanometer gate lengths. *Science* *354*, 99–102.
41. Lee, C.H., Lee, G.H., van der Zande, A.M., Chen, W., Li, Y., Han, M., Cui, X., Arefe, G., Nuckolls, C., Heinz, T.F., et al. (2014). Atomically thin p-n junctions with van der Waals heterointerfaces. *Nat. Nanotechnol.* *9*, 676–681.
42. Jariwala, D., Howell, S.L., Chen, K.S., Kang, J., Sangwan, V.K., Filippone, S.A., Turrisi, R., Marks, T.J., Lauhon, L.J., and Hersam, M.C. (2016). Hybrid, gate-tunable, van der Waals p-n heterojunctions from Pentacene and MoS<sub>2</sub>. *Nano Lett.* *16*, 497–503.
43. Jariwala, D., Sangwan, V.K., Wu, C.C., Prabhumirashi, P.L., Geier, M.L., Marks, T.J., Lauhon, L.J., and Hersam, M.C. (2013). Gate-tunable carbon nanotube-MoS<sub>2</sub> heterojunction p-n diode. *P. Natl. Acad. Sci. USA* *110*, 18076–18080.
44. Li, Y., Wang, Y., Huang, L., Wang, X., Li, X., Deng, H.X., Wei, Z., and Li, J. (2016). Anti-ambipolar field-effect transistors based on few-layer 2D transition metal dichalcogenides. *ACS Appl. Mater. Interfaces* *8*, 15574–15581.
45. Lee, C., Yan, H., Brus, L.E., Heinz, T.F., Hone, J., and Ryu, S. (2010). Anomalous lattice vibrations of single- and few-layer MoS<sub>2</sub>. *ACS Nano* *4*, 2695–2700.
46. Li, L., Pan, D., Xue, Y., Wang, X., Lin, M., Su, D., Zhang, Q., Yu, X., So, H., Wei, D., et al. (2017). Near full-composition-range high-quality GaAs<sub>1-x</sub>Sb<sub>x</sub> nanowires grown by molecular-beam epitaxy. *Nano Lett.* *17*, 622–630.
47. Zhou, X., Hu, X., Zhou, S., Song, H., Zhang, Q., Pi, L., Li, L., Li, H., Lü, J., and Zhai, T. (2018). Tunneling diode based on WSe<sub>2</sub>/SnS<sub>2</sub> heterostructure incorporating high detectivity and responsivity. *Adv. Mater.* *30*, 1703286.
48. Luo, P., Wang, F., Qu, J., Liu, K., Hu, X., Liu, K., and Zhai, T. (2021). Self-driven WSe<sub>2</sub>/Bi<sub>2</sub>O<sub>2</sub>Se Van der Waals heterostructure photodetectors with high light on/off ratio and fast response. *Adv. Funct. Mater.* *31*, 2008351.
49. Zardo, I., Abstreiter, G., and Morral, A.F.I. (2010). In Raman spectroscopy on semiconductor nanowires, P. Prete, ed. (Rijeka): InTech, pp. 227–254.
50. Zardo, I., Conesa-Boj, S., Peiro, F., Morante, J.R., Arbiol, J., Uccelli, E., Abstreiter, G., and Fontcuberta I Morral, A. (2009). Raman spectroscopy of wurtzite and zinc-blende GaAs nanowires: Polarization dependence, selection rules, and strain effects. *Phys. Rev. B* *80*, 245324.
51. Srivastava, P.K., Hassan, Y., Gebredingle, Y., Jung, J., Kang, B., Yoo, W.J., Singh, B., and Lee, C. (2019). Multifunctional van der Waals broken-gap heterojunction. *Small* *15*, 1804885.
52. Wang, H., Nezhich, D., Kong, J., and Palacios, T. (2009). Graphene frequency multipliers. *IEEE Electron. Device Lett.* *30*, 547–549.